

REMARKS

Applicants respectfully request reconsideration of this Application, as amended.

Without concession as to the propriety of the outstanding rejection, the preamble of Independent Claim 1 has been amended to reinforce the structural relationship between the elements. It is well established that terminology in the preamble that limits the structure of the claimed invention is properly treated as a claim limitation.

Amended independent Claim 1 now clearly recites that the microprocessor is on a semiconductor chip. The microprocessor further includes a clock generating circuit, coupled to the central processing unit, adapted to generate a plurality of clock signals including a first clock signal, a second clock signal and an internal clock signal. The clock generating circuit provides the internal clock signal to the central processing unit, the second clock signal has a different frequency from the first clock signal, and the first and second clock signals are output from the microprocessor to first and second external devices, respectively, in parallel.

Independent Claim 2 recites that the clock pulse generator generates the first clock signal, the second clock signal and an internal clock signal. The first clock signal has a predetermined frequency different from that of the

second clock signal, and the clock pulse generator provides the internal clock signal to the central processing unit. The microprocessor includes first and second external clock output terminals outputting the first and second clock signals, respectively, in parallel.

The outstanding rejection contended that Applicants' invention, defined in each of independent Claims 1 and 2, would have been obvious from Kakiage in view of Yanagiuchi. The Office acknowledged that Kakiage exhibits numerous deficiencies with respect to the claimed invention, including, among others, the failure to disclose the parallel output of first and second clock signals of different frequency to first and second external devices, respectively. However, the rejection asserted that it would have been obvious to modify Kakiage to include these features in view of Yanagiuchi.

Applicants respectfully note that the rejection overlooks key deficiencies of Kakiage that undermine the asserted combination with Yanaguichi. Kakiage teaches a processor 1 and two associated external devices 20 and 21. External device 20 operates asynchronously and does not receive a clock signal (see col. 7, lines 18-21). External device 21 operates synchronously and receives an external clock signal 100 (see col. 7, lines 23-24). Thus, Kakiage teaches only one external device that receives a clock

signal and that device (device 21) is supplied by the external clock signal. The processor in Kakiage does not output a clock signal to either external device.

Even assuming *arguendo* that one of ordinary skill in the art might be motivated to modify Kakiage to provide clock signals from the processor to the outside. Such combination would not produce Applicants' claimed invention. Rather, the modification would result in a system in which a clock signal is output to one external device, namely external device 21. As Kakiage's external device 20 receives no clock signal, the modified system would still lack the feature of a second clock signal of a different frequency being output to a second external device.

Accordingly, Applicants' invention would not be obtained from any proper combination of the Kakiage and Yanaguichi references.

The outstanding rejection of independent Claims 1 and 2 is therefore untenable and should be withdrawn.

As the additional teachings of Fujita, cited only in relation to dependent Claims 6 and 7, fail to overcome the more fundamental deficiencies of Kakiage and Yanaguichi discussed above, this application is clearly in condition for allowance and should now be passed to issue.

A Notice of Allowance is respectfully requested.

The Commissioner is hereby authorized to charge to Deposit Account No. 50-1165 (XA-9512) any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper and to credit any overpayment to that Account. If any extension of time is required in connection with the filing of this paper and has not been separately requested, such extension is hereby requested.


Respectfully submitted,

MWS:JHV:jab

#9287750

Miles & Stockbridge P.C.
1751 Pinnacle Drive, Suite 500
McLean, Virginia 22102-3833
(703) 903-9000

December 8, 2005


By: 
Mitchell W. Shapiro
Reg. No. 31,568

Jason H. Vick
Reg. No. 45,285

CERTIFICATE OF FACSIMILE TRANSMISSION

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and Trademark Office on the date shown below.

12/8/05
Date


Mitchell W. Shapiro